Mohamed M.
Verilog/VHDL RTL Modeling | FPGA | ASIC | SoC | Embedded | DV | UVM
Digital IC Design RTL Modeling, FPGA & IP/SoC/Embedded Development Engineer. Offering: - FPGA/ASIC RTL solutions in (System)Verilog, and VHDL. - Embedded C Coding. - Multilingual Tutoring. -------Your success is my priority------- Available Round-the-Clock | Flexible Pricing | Prioritizing Service Excellence My Experience: I've worked extensively with FPGAs, utilizing various FPGA boards from different vendors such as AMD(Xilinx)/Intel(Altera)/Efinix. Also experienced in ASIC designs, I've worked with Synopsys tools, with TCL scripts and GUI for DesignCompiler, Formality. Proficient in documentation using: - LaTeX: for professional documentation. - Markdown: for GitHub repos. - Microsoft Word. Let's collaborate and bring your project to life. Reach out to discuss the details, and I'll be here to assist you at any time. Additional Key Skills: - STA and CDC. - Communication protocols such as: UART - SPI - I2C - AXI... - Programming languages such as: C/C++. - Knowledge in scripting Language : TCL - Python . Tools: VUnit • Vivado IDE • Quartus prime • Efinity IDE • VS Code • Xilinx ISE • ModelSim/QuestaSim.
Earnings and projects
Last 6 months ÷ 6
Last 6 months: $115
Billed in all: $40,052$40k
$115 in the last 6 months
Across 70 contracts
Earnings, last 30 days
Skill rankings: Top 28% in C
Ranked by MRR among everyone on Upwork with the skill.
- #5VLSI17 freelancers · 🇪🇬 #1Top 29%🇪🇬#1 of 4
- #5Tcl/Tk16 freelancers · 🇪🇬 #1Top 31%🇪🇬#1 of 2
- #12Xilinx41 freelancers · 🇪🇬 #2Top 29%🇪🇬#2 of 2
- #12SystemVerilog35 freelancers · 🇪🇬 #2Top 34%🇪🇬#2 of 6
- #25VHDL73 freelancers · 🇪🇬 #3Top 34%🇪🇬#3 of 5
- #41Verilog114 freelancers · 🇪🇬 #3Top 36%🇪🇬#3 of 8
- #41Markdown88 freelancers · 🇪🇬 #1Top 47%🇪🇬#1 of 3
- #79FPGA169 freelancers · 🇪🇬 #5Top 47%🇪🇬#5 of 9