Back to leaderboardLast snapshot: Nov 8
A A.
Firmware/ FPGA /Embedded System/DevOps Design Engineer
Lead Design Engineer with Over 13 year experience of embedded systems, FPGA, C, Verilog HDL , MATLAB Similunk and VHDL using Xilinx/ Intel(Altera)and Microsemi tool chain. Microsoft Certified Data Scientist with 5 years of experience in Data Analytics and DevOps. Performed and automated ETL and Machine Learning operations. Deployed Machine Learning techniques to train, evaluate, and deploy models that solve business problems
🇬🇧London, United Kingdom$50/hr100% JSS4.85 (7)Since Nov 2015
Earnings and projects
MRR
$0$0
Last 6 months ÷ 6
World#148,294 / 412,157 / 412k
🇬🇧Country#3,455 / 10,713 / 10.7k
Revenue, last 30 days
$0$0
Total earnings
$18,100$18k
Billed in all: $18,928$19k
World#148,294 / 412,157 / 412k
🇬🇧Country#3,455 / 10,713 / 10.7k
Per project
$1,810$1.8k
Projects, last 6 months
0
World#209,854 / 412,157 / 412k
🇬🇧Country#4,679 / 10,713 / 10.7k
Projects in all
10
Across 12 contracts
58% fixed42% hourly
World#201,800 / 412,157 / 412k
🇬🇧Country#5,476 / 10,713 / 10.7k
Earnings, last 30 days
$18.9kNothing earned in the last 30 daysBilled in all, before Upwork's fee · drag across the chart to see what was earned in any stretch